

# Analyzing the Efficiency of Hardware Over Tolerance of Fault Using FIR Filter

<sup>1</sup>Prasad Valluru & <sup>2</sup>Dr. Yas Pal Singh

<sup>1</sup>Research Scholar Of Sri Satya Sai University  
<sup>2</sup>Professor , SITM, Rewari

---

## ARTICLE DETAILS

### Article History

Published Online: 10 December 2018

### Keywords

FIR filter, Error Correction Code, Parallel Processing

---

## ABSTRACT

In this day and age there is an incredible requirement for the plan of low power and region proficient superior DSP framework. FIR channel is viewed as the basic gadget in the wide utilization of remote just as the video and picture preparing framework. With the point of getting the solid activity, these channels are secured utilizing the Error correction Code. The pipelined FIR channel structure which decreases the basic way by interleaving the pipelined hooks along the information way, with the feeling of expanding the quantity of locks and afterward the framework dormancy. In any case, the parallel prepared FIR channel configuration builds the example rate in this manner imitating the equipment, so the numerous number of sources of info gets handled parallel and simultaneously producing various number of yields with the drawback of expanded region in the structure. To defeat this impediment and in the feeling of holding these such preferred position of parallel handling, the equipment effective channel structure is to be proposed, and these channel structure is to be recouped from error by the use of Error Correction Code.

---

## 1. Introduction

Computerized channels are one of the most normally utilized sign handling circuits and a few systems have been utilized to shield them from errors. The greater part of them are centered around finite-impulse response (FIR) channels. Different procedures are utilized for the equivalent. the error correction codes utilized for the equivalent change with time. Prior utilized procedures apply just for the error discovery in single channel and subsequently the application region of the channels is less. The utilization of different strategies to lessen the expense of executing channels were additionally planned in before days. Here a configuration dependent on the hamming code system is utilized for the error correction. It is examined for both FIR and IIR channels.

Reconfigurable finite impulse response (FIR) channel whose channel coefficients change progressively during runtime assumes a significant job in the product characterized radio (SDR) frameworks multi-channel channels and computerized up/down converters . In any case, the outstanding various steady increase (MCM)- based strategy which is broadly utilized for the usage of FIR channels can't be utilized when the channel coefficients change progressively. Then again, general multiplier-based structure requires an enormous chip territory, and therefore upholds constraint on the most extreme conceivable request of the channel that can be acknowledged for high-throughput applications.

In this concise, a general plan to ensure parallel channels is introduced. The parallel channels with a similar response that procedure distinctive information signals are considered. The new approach depends on the utilization of error correction codes (ECCs) utilizing every one of the channel yields as what could be compared to a piece in and ECC code word. This is a speculation of the plan exhibited in and empowers increasingly proficient usage when the quantity of parallel channels is enormous. The plan can likewise be utilized to give all the more dominant assurance utilizing propelled ECCs that can address disappointments in products modules. It can principally be utilized in plan of receiving wires and RADAR where enormous quantities of separating circuits are utilized.

First it gives a presentation about the different channels and application regions of them pursued by different systems utilized. Numerous papers are assessed on the different error correction codes and a study is done on how the error correction codes can be utilized for the plan of channels. Current framework is diagramed and constraints are found and another framework dependent on hamming codes is proposed which is utilized for error correction. Later the part talks about the usage of the framework and the outcomes acquired.

## 2. Fault Tolerant FIR Filters

To shield a circuit from errors, such a significant number of strategies can be utilized. In the assembling procedure of the circuits, alterations should be possible to limit the quantity of errors by adding repetition at the rationale to guarantee that errors don't influence the framework usefulness. In signal preparing and correspondence frameworks, computerized channels are most generally utilized. Progressively number of strategies has been proposed to ensure the circuits. By utilizing number of techniques, we can recognize the issues and furthermore right the errors inside circuit itself.

There are distinctive adaptation to internal failure ways to deal with ordinary circuits and the advanced sign handling circuits. Shortcoming tolerant channel usage are required, at whatever point the framework dependability is basic. In this way, utilizing error correction codes, the channels can be secured. Here, we use hamming code for error correction.

The shortcoming tolerant of fir channels are accomplished by remembering the ecc for the fir design. Consequently if the channel creates an error at the yield, it tends to be identified and rectified by utilizing the error correction unit. Figure 1 portrays that

the yield of fir channel is given to the error correction unit in which the errorous bit is recognized and it is amended. The error correction unit incorporates the hamming encoder and decoder.




Figure 1: Fault tolerant fir filter module

**a) Hamming code algorithm for filter protection**

An (ECC) Error Correction Codes square takes a square of d bits and produces a square of n bits by including (n-d) equality check bits . The Parity check bits are xor mixes of information d information bits. Considering Hamming Code with input k =16 information bits and yield n=21 bits, five equality check bits p1, p2, p3 ,p4,p5 are required which are registered as pursues: The excess bits are set in positions 1, 2, 4, 8 and 16 (the situations in a 21-piece grouping that are forces of 2). The equality bit p1 is determined utilizing all bits positions whose double portrayal remembers a 1 for the least huge position. p2 bit is determined utilizing all the bit situations with a 1 in the subsequent position, etc. Therefore, the equality bits are produced for various blend of bits. The different blends are:

- p: bits 1,3,5, 7, 9, 11, 13,15, 17, 19, 21
- p2: bits 2, 3, 6, 7, 10, 11, 14, 15, 18, 19
- p3: bits 4, 5, 6, 7 ,12, 13, 14, 15, 20, 21
- p4: bits 8, 9, 10, 11, 12, 13, 14, 15
- p5: bits 16, 17, 18, 19, 20, 21

21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
d15	d14	d13	d12	d11	p5	d10	d9	d8	d7	d6	d5	d4	p4	d3	d2	d1	p3	d0	p2	p1
Position of Redundancy bits in Hamming code																				
Data: 0000001000000100																				
21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0
Adding p1																				
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0
Adding p2																				
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0
Adding p3																				
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0
Adding p4																				
0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	1	0	0	0	0	0
Adding p5																				
0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	1	0	0	0	0	0
Encoded data : 00000001000001010000																				


Figure 2: Hamming encoding

Figure 2 shows the hamming encoding system, it shows how the equality bits are remembered for the information bits. In the event that there is any error on input information bits it very well may be identified and rectified by utilizing these equality check bits. Table I shows the situation of error bits dependent on the equality check bits. For instance, an error on d1 will cause errors on the three equality check bits p1, p3; an error on d2 will influence just p2 and p3; an error on d3 will influence just on p1,p2 and p3, etc. Consequently, when the wrong piece is recognized, it is adjusted by essentially modifying that bit.

**Table I: Position of error bit**

Error Position	Binary value of error position				
	p5	p4	p3	p2	p1
0 (no error)					
1	0	0	0	0	1
2	0	0	0	1	0
3	0	0	0	1	1
4	0	0	1	0	0
5	0	0	1	0	1
6	0	0	1	1	0
7	0	0	1	1	1
8	0	1	0	0	0
9	0	1	0	0	1
10	0	1	0	1	0
11	0	1	0	1	1
12	0	1	1	0	0
13	0	1	1	0	1
14	0	1	1	1	0
15	0	1	1	1	1
16	1	0	0	0	0
17	1	0	0	0	1
18	1	0	0	1	0
19	1	0	0	1	1
20	1	0	1	0	0
21	1	0	1	0	1

Suppose a binary data 0000001000000100 is to be transmitted, it is encoded by adding redundancy bits in their corresponding position. Now, the encoded data 0000001000000100 will be transmitted to the receiver. The error detection and correction are shown in figure 3. If bit position 14 has been changed from 1 to 0 (i.e., 000000000000010100000)in transmitted data, Then the data will be erroneous.




**Figure 3: Hamming Decoding**

At the collector side, the hamming decoder recalculates a similar arrangement of bits utilized by sender in addition to the important equality (p) bit for each set. The recalculated estimation of p5 p4 p3 p2 p1 is 01110, which relates to decimal 14. Thusly bit position 14 contains an error. To address this error, bit position 14 is switched from 0 to 1.


**3. Results and discussion**

The depicted structure has been actualized by utilizing verilog HDL. The error detection and correction are checked utilizing the Xilinx 13.4 programming apparatus. Figure 3 shows the RTL schematic of issue tolerant fir channel.



**Figure 4: RTL schematic of Fault tolerant Fir filter**

For instance figure 5 shows a yield wherein an error at the fourth piece of the transmitted sign is recognized by the disorder (s1) and it is remedied by the error correction unit at the yield. Presently the error free sign is gotten as a yield. By thusly the dependability of the framework is improved. Figure 6 shows the sign with no error. Since the Syndrome (s1) is 0000, no error is identified. Subsequently it is transmitted with no correction.



**Figure 5: Error detected and corrected output signal**




Figure 6: Transmitted signal with no error

Table II: Performance chart

Power Consumption	Area	Time
Leakage power : 0.017mw	Cells : 317	Minimum Period : 7.312 ns
Dynamic Power : 0.7mw	Cell Area : 3205	Minimum input arrival time before clock : 7.389 ns
Total power : 0.9 mw		Minimum output required time after clock : 4.118 ns

The complete power, territory and time taken utilized by the flaw tolerant fir module are appeared in table. It gives great exhibitions, since it utilizes less zone just as power. It utilizes exceptionally less time to recognize and address errors which make it effective if there should be an occurrence of use in rapid correspondence systems where numerous number no of channels are utilized.

4. Advantages and application

A. Advantages:

- Low power design: the proposed work offers a lower power design that is it is very conservative.
- Less area required: as analyzed above ,since the number of look up tables and slices are less in the system, it offers low area based design.

B. Applications

- Filtering operations: as the filters proposed is for the automatic error detection and correction, it can be effectively used in area where large filtering is required without much error effecting the circuit.
- IF stages of the receivers.: in the IF stages of the receivers also where the filters are used this work can be applied.
- RADAR applications: in the receiver sections of the RADAR these are very applicable , as these are mainly used in very secret caes where a small error is to be detected.

5. Conclusion

In this paper, the Filter is planned with effective equipment usage structure for getting the diminished power with decreased equipment cost. The altered channel structure creates the comparable outcome as that of the current module. The power utilization ought to be diminished from 320mW to 312mW.The asset usage can be gotten by breaking down the cuts, flipflops, utilized door clk's, and IOB's. The single piece error correction is accomplished by utilizing the Hamming Error Correction Code in the proposed framework.

References

1. K.K. Parhi, VLSI Digital Signal Processing systems:Design and Implementation. New York: Wiley, 1999.
2. Chao Cheng, Member, IEEE, and Keshab K. Parhi, Fellow, IEEE, —Hardware Efficient Fast Parallel FIR Filter Structures Based on Iterated Short ConvolutionII, IEEE Transactions On Circuits And Systems—I: Regular Papers, Vol. 51, No. 8, August 2004.
3. Zhen Gao, Pedro Reviriego, Wen Pan, Zhan Xu, Ming Zhao,Jing Wang, and Juan Antonio Maestro, —Fault Tolerant Parallel Filters Based on Error Correction Codes, 1063-8210 © 2014 IEEE.
4. Yu-Chi Tsao and Ken Choi, —Area-Efficient Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR AlgorithmII, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 20, No. 2, February 2012.

5. G RamyaSudha, Ch.Manohar, — Reducing computation delay of Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm by using CSAII, IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 1, Ver. I (Jan. 2014).
6. J. G. Chung and K. K. Parhi, —Frequency-spectrum-based low-area low power parallel FIR filter design,II EURASIP J. Appl. Signal Processing,vol. 2002, no. 9, pp. 444–453, 2002.
7. Krishnapriya P.N , Arathylyer, —Power and Area Efficient Implementation for Parallel FIR Filters Using FFAs and DAII, International Journal of Advanced Research in Electrical,Electronics and Instrumentation Engineering, Vol. 2, Special Issue 1, December 2013.
8. Sneha P and Jamuna S," FPGA Implementation of Reduced Precision Redundancy Protected Parallel Fir Filters", IOSR Journal of Electronics and Communication Engineering (IOSR-JECE)Volume 10, Issue 3, Ver. II (May - Jun.2015), PP 57-64.
9. Daitx F., Vagner S. R., Eduardo Costa, Paulo Flores, Bampi S., "VHDL Generation of Optimized FIR Filters", IEEE International Conference on Signals, Circuits and Systems, 2008.
10. Zhen Gao, Pedro Reviriego, Wen Pan, Zhan Xu, Ming Zhao, Jing Wang, and Juan Antonio Maestro, —Fault Tolerant Parallel Filters Based on Error Correction Codes, 1063-8210 © 2014 IEEE.
11. V. Oppenheim and R. W. Schaffer, Discrete Time Signal Processing. Upper Saddle River, NJ, USA: Prentice-Hall 1999.
12. S. Lin and D. J. Costello, Error Control Coding, 2nd ed. Englewood Cliffs, NJ, USA: Prentice-Hall. 2004.
13. R. W. Hamming, "Error correcting and error detecting codes," Bell Syst. Tech. J., vol. 29, pp. 147–160, Apr. 1950.
14. P. Reviriego, S. Pontarelli, C. Bleakley, and J. A. Maestro, "Area efficient concurrent error detection and correction for parallel filters," IET Electron.Lett., vol. 48, no. 20, pp. 1258–1260, Sep. 2012.
15. "Single Error Correction and Double Error Detection (SECCDED) with CoolRunner-II™ CPLDs", Xilinx, XAPP383 (v1.1) August 1, 2003